
								F	REVISI	ONS										
LTR					[	DESCR	IPTIO	N					DA	DATE (YR-MO-DA)			APPROVED		)	
А	Add v Chan	vendor ige figu	CAGE re 1 to	numbe table f	er 7556 orm. E	9. Add ditorial	device change	type 0	2. Add ughout.	case o	utline S	S.	89-04-25			M. A. Frye				
В						27 and			vice typ	e 01. T	echnic	al		89-1	2-07		M. A	. Frye		
С	Chan	iges in	accord	ance w	rith NO	R 5962	?-R068-	-96.						96-0	3-06		Mon	ica L. F	Poelkin	g
D						oilerpla through			MIL-P	RF-385	535			03-0	08-26		Thor	nas M.	Hess	
E				I <sub>cc</sub> in ta			e boiler	plate p	aragrap	ohs to				10-0	3-22		Muh	ammad	d A. Ak	bar
F		est cor		for tot	al powe	er supp	ly curre	ent (I <sub>cc</sub>	) and fo	ootnote	7/ in th	ie		10-0	7-26		Thor	nas M.	Hess	
REV SHEET REV SHEET				REV			F	F	F	F	F	F	F	F	F	F	F	F		
SHEET REV SHEET REV STATUS				REV			F 1	F 2	F 3	F 4	F	F	F 7	F 8	F	F 10	F 11	F 12		
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A				SHE	ET PARED	D BY arcia B	1	2	F 3		5	6 FEN	7 SE S	8 UPPL	9 Y <b>CE</b>	10	11 COL	12 .UMB	US	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA		CUIT		SHE	ET PARED M:	arcia B	1 . Kelleh	2 ner			5	6 FEN	7 SE SI	8	9 Y CE	10 NTER O 432	11 R COL 218-39	12 .UMB	us	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STA MICRO DR  THIS DRAWI FOR U DEPA	ANDAR OCIRC AWING ING IS A USE BY A	CUIT G VAILAI ALL TS		SHE PRE	PAREE M: CKED Mc	BY Dnica L D BY Michael	. Kelleh . Poelk	2 ner ing		MIC NO	DE CROC NINV	FEN. CC	SE SI DLUM http:	8 UPPL IBUS, o://ww	y CE, OHK, w.ds	NTEF O 432 cc.dl	CMCBUFF	.UMB 990	VITH	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWI FOR U	ANDAR OCIRO AWING ING IS A USE BY A ARTMEN ENCIES O	CUIT G VAILAI ALL TS OF THE	<u>.</u>	SHE PRE	PAREE M: CKED Mc	BY Dnica L D BY Michael	. Kelleh . Poelk	2 ner ing		MIC NO THE	DE CROC NINV REE-	EFENCO	SE SI DLUM http: JIT, I ING I	8 UPPL IBUS, o://ww	y CE, OHIO	NTEFO 432 CC.dl	CMCBUFF	.UMB 990	VITH	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STA MICRO DR  THIS DRAWN FOR U DEPA AND AGE DEPARTME	ANDAR OCIRO AWING ING IS A USE BY A ARTMEN ENCIES O	CUIT G VAILAI ALL TS DF THE DEFEN	<u>.</u>	SHE PRE	PAREL M:  CKED Mc  PROVE	BY Dnica L D BY Michael	. Keller . Poelk A. Fry	2 ner ing		MIC NO THE INP	DE CROC NINV REE-	EFENCO CIRCU ERT STAT , MOI	SE SI DLUM http: JIT, I ING I	BUPPLIBUS, DIGITLINE UTPLCTHIC	y CE, OHIO	NTER O 432 cc.dl	CMCBUFF	.UMB 990 OS, ER V	VITH BLE	

# 1. SCOPE

- 1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
  - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54FCT244	Non-inverting octal line driver/buffer with three-state outputs, TTL compatible inputs
02	54FCT244A	Non-inverting octal line driver/buffer with three-state outputs, TTL compatible inputs

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line package
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
2	CQCC1-N20	20	Square chip carrier package

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings. 1/

Supply voltage rangeInput voltage range	
Output voltage range	
DC input diode current (I <sub>IK</sub> )	-20 mA
DC output diode current (I <sub>OK</sub> )	-50 mA
DC output current	±100 mA
Maximum power dissipation (P <sub>D</sub> ) <u>2</u> /	500 mW
Thermal resistance, junction-to-case (θ <sub>JC</sub> )	See MIL-STD-1835
Storage temperature range	-65°C to +150°C
Junction temperature (T <sub>J</sub> )	+175°C
Lead temperature (soldering, 10 seconds)	+300°C

1.4 Recommended operating conditions.

Supply voltage range (V <sub>CC</sub> )	+4.5 V dc to +5.5 V dc
Maximum low level input voltage (V <sub>IL</sub> )	
Minimum high level input voltage (V <sub>IH</sub> )	
Case operating temperature range (T <sub>C</sub> )	-55°C to +125°C

 $<sup>\</sup>underline{1}^{\prime}$  All voltages referenced to GND.  $\underline{2}^{\prime}$  Must withstand the added  $P_{D}$  due to short circuit test; e.g.,  $I_{OS}.$ 

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87630
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 2

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

# DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

## DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

# DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="https://assist.daps.dla.mil/quicksearch/">https://assist.daps.dla.mil/quicksearch/</a> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
  - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87630
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 3

- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
  - 3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87630
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 4

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions $ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C $ $V_{CC} = 5.0 \text{ V dc } \pm 10\% $ unless otherwise specified		Group A subgroups	Device type	Limits		Unit
						Min	Max	
High level output voltage	V <sub>OH</sub>	$V_{CC} = 3.0 \text{ V}, V_{IH} = 2.8 \text{ V}$ $I_{OH} = -32  \mu\text{A}$	$V_{CC} = 3.0 \text{ V}, V_{IH} = 2.8 \text{ V}, V_{IL} = 0.2 \text{ V}$ $I_{OH} = -32  \mu\text{A}$		All	2.8		V
		$V_{CC} = 4.5 \text{ V}$	$I_{OH} = -300 \ \mu A$	1, 2, 3	All	4.3		
		$V_{IH} = 2.0 \text{ V}, V_{IL} = 0.8 \text{ V}$	I <sub>OH</sub> = -12 mA	1, 2, 3	All	2.4		
Low level output voltage	V <sub>OL</sub>	$V_{CC} = 3.0 \text{ V}, V_{IH} = 2.8 \text{ V}$ $I_{OL} = 300  \mu\text{A}$	, V <sub>IL</sub> = 0.2 V	1, 2, 3	All		0.2	V
		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 300 μA	1, 2, 3	All		0.2	
		$V_{IH} = 2.0 \text{ V}, V_{IL} 0.8 \text{ V}$	$I_{OL} = 48 \text{ mA}$	1, 2, 3	All		0.55	
Input clamp voltage	V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 m/s	A	1	All		-1.2	V
High level input current	I <sub>IH</sub>	$V_{CC} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}$		1, 2, 3	All		5.0	μА
Low level input current	I <sub>IL</sub>	$V_{CC} = 5.5 \text{ V}, V_{IN} = \text{GND}$		1, 2, 3	All		-5.0	μА
High impedance	I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V		1, 2, 3	All		10	μА
output current	I <sub>OZL</sub>	$V_{CC} = 5.5 \text{ V}, V_{IN} = \text{GND}$		1, 2, 3	All		-10	
Short circuit output current	I <sub>OS</sub>	V <sub>CC</sub> = 5.5 V <u>1</u> /		1, 2, 3	All	-60		mA
Quiescent power supply current (CMOS inputs)	I <sub>CCQ</sub>	$V_{IN} \le 0.2 \text{ V or } V_{IN} \ge 5.3 \text{ V}$ $V_{CC} = 5.5 \text{ V}$ $f_i = 0 \text{ MHz}$	V	1, 2, 3	All		1.5	mA
Quiescent power supply current (TTL inputs)	Δlcc	$V_{CC} = 5.5 \text{ V}$ $V_{IN} = 3.4 \text{ V} 2$		1, 2, 3	All		2.0	mA
Dynamic power supply current	Iccd	$V_{CC} = 5.5 \text{ V}$ Outputs open One bit toggling 50% duty cycle $V_{IN} \ge 5.3 \text{ V or } V_{IN} \le 0.2 \text{ V}$ $\overline{OE}_A = \overline{OE}_B = \text{GND}$	V	<u>3</u> /	All		0.4	mA/MHz

See footnotes at end of table.

STANDARD						
MICROCIRCUIT DRAWING						
<b>DEFENSE SUPPLY CENTER COLUMBUS</b>						
COLUMBUS, OHIO 43218-3990						

SIZE <b>A</b>		5962-87630
	REVISION LEVEL F	SHEET 5

TABLE I. <u>Electrical performance characteristics</u> – Continued.

		Conditions $-55^{\circ}\text{C} \leq T_{\text{C}} \leq +125^{\circ}\text{C}$		Group A	Device	Limits		Unit
Test	Symbol $V_{CC} = 5.0 \text{ V dc} \pm 10\%$ unless otherwise specified		subgroups	type	Min	Max		
Total power supply current	I <sub>сст</sub> <u>4</u> / <u>5</u> /	$V_{CC} = 5.5 \text{ V},$ Outputs open, $\overline{OE}_A = \overline{OE}_B = \text{GND}$	$V_{IN} \geq 5.3 \text{ V or}$ $V_{IN} \leq 0.2 \text{ V}$	1, 2, 3	All		5.5	mA
		50% duty cycle $f_i = 10 \text{ MHz}$ One bit toggling	$V_{IN} = 3.4 \text{ V or}$ $V_{IN} = \text{GND}$	1, 2, 3	All		6.0	mA
		$V_{CC} = 5.5 \text{ V},$ Outputs open, $f_i = 2.5 \text{ MHz}$	$V_{IN} \geq 5.3 \text{ V or } \\ V_{IN} \leq 0.2 \text{ V}$	1, 2, 3	All		6.5 <u>7</u> /	mA
		$\overline{OE}_{A} = \overline{OE}_{B} = GND$ Eight bits toggling	$V_{IN} = 3.4 \text{ V or}$ $V_{IN} = \text{GND}$	1, 2, 3	All		14.5 <u>7</u> /	mA
Input capacitance	C <sub>IN</sub>	See 4.3.1c		4	All		10	pF
Output capacitance	Соит	See 4.3.1c		4	All		12	pF
Functional tests		See 4.3.1d		7, 8	All			
Propagation delay time, inputs to	t <sub>PLH</sub> , t <sub>PHL</sub>	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$		9, 10, 11	01	1.5	7.5	ns
outputs	<u>6</u> /	See figure 4		9, 10, 11	02	1.5	5.1	
Output enable time, $\overline{OE}_A$ or $\overline{OE}_B$ to $OA_n$	t <sub>PZH</sub> , t <sub>PZL</sub>	Occ liguic 4		9, 10, 11	01	1.5	10.5	ns
or OB <sub>n</sub>	<u>6</u> /			9, 10, 11	02	1.5	6.5	
Output disable time $\overline{OE}_A$ or $\overline{OE}_B$ to $OA_n$	t <sub>PHZ</sub> , t <sub>PLZ</sub>			9, 10, 11	01	1.5	8.0	ns
or OB <sub>n</sub>	<u>6</u> /			9, 10, 11	02	1.5	5.9	

- 1/ Not more than one output should be shorted at one time, and the duration of the short circuit condition should not exceed one second.
- 2/ TTL driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND.
- 3/ This parameter is not directly testable, but is derived for use in total power supply calculations.
- 4/ For I<sub>CC</sub> tests, in an ATE environment, the effect of parasitic output capacitive loading from the test environment must be taken into account, as its effect is not intended to be included in the test results. The impact must be characterized and appropriate offset factors must be applied to the test result."
- $\begin{array}{l} \underline{5}/ \ \ I_{CC} = I_{CCQ} + (\Delta I_{CC} \ x \ D_H \ x \ N_T) + (I_{CCD} \ x \ f_I \ x \ N_I) \\ Where: \ D_H = Duty \ cycle \ for \ TTL \ inputs \ high. \\ N_T = Number \ of \ TTL \ inputs \ at \ D_H. \\ f_i = Input \ frequency \ in \ MHz. \\ N_I = Number \ of \ inputs \ at \ f_I. \end{array}$
- 6/ The minimum limits are guaranteed, if not tested, to the specified limits.
- 7/ This limits are guaranteed but not tested.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-87630
		REVISION LEVEL F	SHEET 6

01 and 02
R, S, and 2
Terminal symbol
$\overline{\mathrm{OE}}_A$
$DA_0$
$OB_0$
$DA_1$
OB <sub>1</sub>
$DA_2$
$OB_2$
DA <sub>3</sub>
OB <sub>3</sub>
GND
$DB_3$
OA <sub>3</sub>
$DB_2$
$OA_2$
DB <sub>1</sub>
OA <sub>1</sub>
$DB_0$
$OA_0$
$\overline{OE}_B$
V <sub>CC</sub>

FIGURE 1. <u>Terminal connections</u>.

# Device types 01 and 02

Input	S	Outputs
OE <sub>A</sub> , OE <sub>B</sub>	$DA_n$ , $DB_n$	$OA_n$ , $OB_n$
L	L	L
L	Н	Н
Н	Х	Z

L = Low voltage level

H = High voltage level

X = Irrelevant

Z = High impedance state

# FIGURE 2. Truth table.

# STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 SIZE A REVISION LEVEL F 7






FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87630
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 8

# PROPAGATION DELAY DEVICE TYPES 01 AND 02



# ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS DEVICE TYPES 01 AND 02




# NOTES:

- 1. Diagram shown for input control enable low and input control disable high.
- 2. Pulse generator for all pulses:  $t_f \le 2.5$  ns,  $t_r \le 2.5$  ns.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87630
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 9



# Switch position

Test	Switch
t <sub>PLZ</sub>	Closed
t <sub>PZL</sub>	Closed
All other	Open

# NOTES:

- C<sub>L</sub> includes jig and probe capacitance.
   R<sub>T</sub> should be equal to Z<sub>OUT</sub> of pulse generators.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87630
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 10

## 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
    - (2)  $T_A = +125$ °C, minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

<sup>\*</sup> PDA applies to subgroup 1.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

## 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance. Test all applicable pins on five devices with zero failures.
- d. Subgroups 7 and 8 shall include verification of the truth table as specified on figure 2 herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87630
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 11

## 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

# 5. PACKAGING

- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD		
MICROCIRCUIT DRAWING		

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE <b>A</b>		5962-87630
	REVISION LEVEL F	SHEET <b>12</b>

## STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 10-07-26

Approved sources of supply for SMD 5962-87630 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at <a href="http://www.dscc.dla.mil/Programs/Smcr/">http://www.dscc.dla.mil/Programs/Smcr/</a>.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/
5962-87630012A	0C7V7	QP54FCT244LMQB
		IDT54FCT244LB
		54FCT244LMQB
5962-8763001RA	0C7V7	QP54FCT244DMQB
		IDT54FCT244DB
		54FCT244DMQB
5962-8763001SA	0C7V7	QP54FCT244FMQB
		IDT54FCT244EB
		54FCT244FMQB
5962-87630022A	0C7V7	QP54FCT244ALB
		IDT54FCT244ALB
5962-8763002RA	0C7V7	QP54FCT244ADB
		IDT54FCT244ADB
5962-8763002SA	0C7V7	QP54FCT244AEB
		IDT54FCT244AEB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE <u>number</u> Vendor name and address

0C7V7

QP Semiconductor

2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.